In the package, you can do more than import things from other packages; you can export something in the package declaration NOW. It might be useful, but somethings it might be dangerous or ambiguous.
The detail syntax of package import and export declarations, please refer to SystemVerilog IEEE 1800-2009 LRM. In the LRM, they already told you how to use export and how it is useful in your design.
